Resonant rectifier topologies would be a promising candidate for achieving simple, compact, and reliable single-stage wireless power transfer (WPT) receiver if not for the lack of good DC regulation capability. This paper investigates the problems that prevent the feasibility of single-stage DC regulation in resonant rectifier topologies. A possible solution is the proposed differential resonant rectifier topology, of which the rectifier is designed to have a relatively constant AC voltage, and that phaseshift control is used to achieve relatively good output regulation. Design considerations on the reactive component sizing, magnetic component design, frequency and phase synchronization, smallsignal modelling, and closed-loop feedback control design, are discussed. Experimental results verified that the proposed WPT receiver system can achieve single-stage AC rectification and DC regulation while attaining the key features of low harmonic distortion in its AC output voltage, continuous DC current, and zero-voltage-switching (ZVS) operation over a wide operating range.
I. INTRODUCTION
The wireless power transfer (WPT) technology is reshaping the battery charging technology of consumer electronics [1] , [2] . It enables a more flexible, convenient, and safer method to charge portable electronic devices. Conventionally, research efforts are mainly focused on WPT transmitters [3] - [5] . Nevertheless, WPT receivers are also a critical part of the WPT charging system and deserves more research attention. The work presented in this paper is focused on the WPT receiver used in consumer electronics, of which the requirements of the WPT receiver system would be a simple circuit structure, compact size, and high reliability.
In typical WPT receiver systems, a combination of passive diode rectifier and post DC regulator is utilized [6] . Despite the fact that such a receiver system eases design complexity, the two-stage architecture requires a high component count, while the cascaded power processing introduces extra power loss and lowers the power conversion efficiency. In addition, the discontinuous conduction mode (DCM) operation of the diode rectifier at light load may lead to considerable current surge and overcurrent of the transmitter side switches, causing reliability issues.
Subsequently, the active full-bridge or half-bridge rectifiers are proposed [7] - [10] , serving the purpose of elimination of post regulator in WPT receiver system and further simplification of the circuit configuration. However, they suffer from the disadvantages of having a high component count, complicated gate driver circuit, and low reliability. Furthermore, as the gate driving signal of the highside switch is connected to a floating switching node other than ground, auxiliary isolated gate driving circuits or bootstrap circuits are required. Moreover, the synchronization of the high-side and low-side switches of the bridge leg becomes very challenging at high switching frequency. Improper synchronization and present of switching noise may lead to a direct short circuit of the DC terminals, which damages the system. Adding dead time between the high-side and low-side PWM signals may prevent some of the faults from happening but is not a foolproof solution. In addition, the AC square waveforms produced by the bridge rectifier inherently contains rich harmonic components. This increases the total harmonic distortion present and necessitates the use of large EMI filters.
To address the aforementioned issues, the single-switch resonant topologies are utilized [11] , [12] . In these solutions, the number of required semiconductor devices and reactive components are minimized. The use of ground-referenced power switch can prevent complicated gate driving circuity, direct short circuit risk and addresses the reliability issue. However, with these solutions, the zero-voltage-switching (ZVS) operation condition is highly sensitive to the operating line voltage and load. ZVS operation may be lost if operation condition changes. Moreover, the AC voltage waveform of the circuits contains both even and odd order harmonic components. This limits their THD performance and the size of EMI filter is substantially large.
The differential resonant topologies [13] , [14] would be promising alternatives as they feature good THD performance and a low DC current ripple, which is beneficial to the size reduction of the required EMI filter. Nevertheless, they are overly sensitive to operate for variable load and coupling conditions [15] . Moreover, such solutions do not provide for single-stage DC regulation and a post regulator is required for the purpose.
In this paper, our investigation on development of a simple, compact and reliable WPT receiver, is reported. The proposed receiver system utilizes the differential resonant topology, which can provide low THD AC waveforms, continuous DC current, and ground-referenced switches. The low THD AC waveforms can reduce the size of the EMI filter, while the continuous DC current can reduce the required size of the output capacitor and also extend the lifespan of the associated battery. Phase-shift control [16] is adopted to realize the singlestage DC regulation in the active resonant WPT rectifier topology. To facilitate the DC regulation, the reactive components of the converter are properly designed such that the shape of the AC voltage waveforms maintains relatively constant for variable operating conditions. With the relatively constant AC waveforms, the received AC real power can be controlled by independently adjusting the phase-shift angle between the AC voltage and current waveform. By controlling the transmitted power, the DC output regulation is achieved.
II. THE PROPOSED SINGLE-STAGE REGULATED RESONANT WPT RECEIVER SYSTEM
A. Hardware Architecture
Schematic diagram of the proposed WPT receiver system. Fig. 1 shows the proposed WPT receiver system, whereby the conventional WPT transmitter topology [2] with series compensated WPT transmitter coil is utilized to provide highfrequency AC power to the WPT receiver. The receiver system comprises the series compensated WPT receiver coil (L s and C s ), an active differential class E rectifier power circuit with integrated coupled inductor, a synchronization circuit (a current sensor and an analog comparator) and a microprocessor (MCU). The inductance of the coil L s and the compensated capacitor C s are designed to resonate at switching frequency. The coupled inductors L1 and L2 have identical inductance, i.e., L 1 =L 2 =L, of which their mutual inductance L m equals to kL (0≤k≤1). The capacitance of capacitors C f1 and C f2 are identical, i.e., Cf1=Cf2=Cf. The equivalent capacitance CAC+Cf is much larger than that of Cs such that the resonance operation of the rectifier and the resonance of the series compensated wireless power coil are separated and will not affect one another. The AC voltage waveform of the system is designed to be relatively constant and nearly sinusoidal regardless of the varying coupling coefficient and load. This ensures the ZVS operation of the rectifier circuit over wide operation range, and is a critical factor for achieving single-stage AC rectification and DC regulation with phase-shift control. The differential architecture of the class E rectifier eliminates the even-order harmonics of the AC voltage waveform, while the odd-order current ripples of the coupled inductor are cancelled. The ground-referenced switches are operating complementarily.
B. Operating Principles
Analysis of the proposed WPT receiver involves the following assumptions:
1) The equivalent resistance of the reactive components are sufficiently small, and thereby negligible.
2) The output capacitor C o is sufficiently large such that its output voltage is relatively constant. Due to the use of series-series compensation, the current of the WPT receiver coil i Ls is dependent on the transmitter AC voltage and the mutual inductance between the wireless power coils [17] . Consequently, the amplitude │I Ls│ of the current iLs is regarded as a constant value and i Ls is modelled as an independent sinusoidal current in the operational analysis of the WPT receiver system. The key operation waveforms of the receiver WPT system is depicted in Fig. 2 . The synchronization circuit detects the phase and frequency of iLs and, thereby, generates a synchronization square pule sync to the MCU. After receiving the synchronization signal, a pair of complementary PWM (v gs1 and vgs2) with the switching frequency of fs, the duty cycle of 50%, and the phase-shift ratio of D (0≤D≤0.25), are produced by the MCU. The phase-shift between v gs1 and i Ls is (0.25+D)T s . Since the switches are operating complementarily, there are two operation modes for the power receiver circuit. The time interval of Mode I is between nT s to (n+0.5)T s , while the time interval of Mode II is between (n+0.5)T s to (n+0.5)T s , for n being an integer number. The equivalent circuits of these two operation modes are shown in Fig. 3 for further elaboration and analysis. Fig. 3 . Equivalent circuits of the WPT receiver of the two operation modes.
Mode I (nTs ≤t< (n+0.5)Ts)
In Mode I (see Fig. 3 (a)), switch S 1 is off, while switch S 2 is on. As a result, the voltage of capacitor C f2 is zero, i.e., 0 (1) Inductor L 2 provides its stored energy to the output capacitor C o as (2) Meanwhile, capacitors Cf1 and CAC are being charged up by input current source iLs and inductor L1 as
Inductor L 1 resonates with capacitor C f1 and C AC as
The resonant frequency of the tank formed by CAC, Cf1, L1, and L 2 is very close to the switching frequency f s (=1/T s ). The voltage waveform of v Cf1 is sinusoidal. It rises up from zero volt at t=nTs, and returns to zero volt at time t=(n+0.5)Ts after a half cycle of resonance, providing the ZVS turn on and off conditions to switch S 1 . The output capacitor buffers the currents i L1 and i L2 from the coupled inductor and holds the output voltage as (5) Mode II ((n+0.5)Ts ≤t< (n+1)Ts) In Mode II (see Fig. 3 (b)), switch S2 turns off and switch S1 turns on at time t=(n+0.5)T s . The voltage of capacitor C f1 becomes zero, i.e., 0 (6) The drain terminal of switch S1 is connected to the ground of the system. Inductor L1 transfers its stored energy to output capacitor C o as (7) Concurrently, capacitors Cf2 and CAC are charged up by input current source i Ls and inductor L 2 as |I | cos 2 2
Inductor L 1 resonates with capacitors C f1 and C AC as
The resonant frequency of the resonant tank formed by CAC, Cf2, and the coupled inductors is very close to the switching frequency f s (=1/T s ). The voltage waveform of v Cf1 is sinusoidal. The voltage is increased from zero at t=nTs, and returned to zero at time t=(n+0.5)T s due to the resonating operation, achieving both ZVS on and off operations for switch S 2 . The output capacitor absorbs the ripples of current iLm and provides a fairly constant DC output current and output voltage, such that
By solving the aforementioned differential equations, the steady-state time-domain equations of the receiver are derived. The voltage waveforms of the capacitors v AC , v f1 and v f2 are obtained as cos 0.25 
To simplify the analysis, the value of γ can be approximated as 1.58. The received AC real power of the receiver is then calculated as 1 sin 2
where γ| | 1.58| | (17) The receiver real power is transferred to the load resistor without loss. The output voltage and current are calculated as (18) By substituting (15) and (16) into (17), the output voltage and current of the receiver are calculated as 1.58|I | sin 2 1.58|I | sin 2
( 1 9 ) Eq. (19) shows that output current i o and output voltage v o can be regulated by adjusting D independently. As shown in Fig. 4 , io is dependent only on the phase-shift ratio D. For fixed phase-shift ratio, the output current is relatively constant, which is suitable for applications that require constant output current. However, for output voltage vo (see Fig. 5 ) it is highly load dependent. As a result, to obtain a relatively constant output voltage against load change, the phase-shift ratio D has to be adjusted properly by using a feedback control loop. 
III. DESIGN CONSIDERATIONS A. Design of the Rectifier Power Circuit
The major design objectives of the reactive components in the rectifier are: 1) to attain relatively constant AC voltage waveform of v AC regardless of loads and phase-shift ratio; 2) to reduce the current ripples of the current i LM ; and 3) to enforce ZVS operation for variable loads and coupling coefficient.
The first design objective is to attain a relatively constant AC voltage waveform. Voltage v AC involves the contribution of voltage vCf1 and vCf2. To ensure a relatively constant voltage waveform of vCf1 and vCf2, the voltage components contributed by the coupled inductor L 1 and L 2 should be sufficiently larger than that by current i Ls . However, this may lead to unnecessary reactive and conduction loss. Consequently, the effective resonant inductance of the coupled inductor is designed as
The second design objective is to reduce the ripple of iLm. Assuming the ripple should be less than x% of the nominal value output current i o , the boundary of the coupled inductance is designed as Table I . The voltage stress of capacitor C AC is much higher than that of capacitors Cf1 and Cf2. Thus, it is recommended to use a capacitor CAC with lower capacitance. 
B. Magnetic Component Design
The coupled inductor has two design variables (coupling coefficient k and inductance L) to be determined. The specific values are obtained using Eq. (20) and (21). However, the specific magnetic design cannot be reflected directly from the inductance and coupling coefficient. In this section, the magnetic component design is discussed.
Litz wire is used to wind the coupled inductor in order to overcome the skin effect. A magnetic core with three legs is used, as shown in Fig. 7 . Both primary and secondary side windings have n1 turns on the center leg, and n2 turns on the outer leg. To facilitate the magnetic design, the magnetic circuit of the coupled inductor is shown in Fig. 8 . ℛ 1 and ℛ 2 represent respectively the equivalent reluctance of centre legs and outer legs. The sources in the magnetic circuit are the magnetomotive forces introduced on the corresponding windings. The inductance L and coupling coefficient k are therefore obtained as
Eq. (24) and (25) show that to properly select turns n1 and n2, the desired values of inductance L can be attained by adjusting the air gaps, while the coupling coefficient k can be attained by adjusting the turns of windings. 
C. Frequency and Phase Synchronization
The implementation of synchronization and phase-shift control mainly comprises two major elements: frequency synchronization and phase-shift control. Fig. 9 shows the key waveforms and block diagrams of these two elements.
The top halves of Fig. 9 (a) and Fig. 9(b) show respectively the waveform and block diagram of frequency synchronization. An external zero-crossing detector converts the sinusoidal signal of iLs into a signal Sync that has square waveforms. Sync is then sent to the microcontroller TMS320F28335 via GPIO32, which is assigned for PWM synchronization [18] . The PWM1 module (see Fig. 9(b) ) is programmed for frequency synchronization. The rising edge of Sync triggers the time base counter of PWM1 module TBCRT1 counting from zero cycleby-cycle (see Fig. 9 (a) ). The duty cycle of PWM1 is set at 50%. As a result, the frequency deviation between PWM1 and i Ls is minimized cycle-by-cycle. PWM1 is synchronized with iLs with a fixed phase-shift of 0.25T s .
The bottom halves of Fig. 9 (a) and Fig. 9(b) show respectively the waveform and block diagram of the implementation of phase-shift control. Taking the synchronized PWM1 as reference (by using the internal synchronization signal InSync from PWM1), PWM 2 module applies the phaseshift ratio D to its time base counter TBCTR2, where the phaseshift ratio D is obtained from the compensator. Hence the carrier waveform TBCTR2 has a phase-shift of DTs against the PWM1 time base counter TBCTR1. The duty cycle of PWM2 is set at 50%. By utilizing TBCTR2 and the duty cycle, the required complementary phase-shift PWM signal v gs1 (CMP2>TBCTR2) and vgs2 (CMP2<TBCTR2) are generated. The phase difference between PWM1 and vgs1 is DTs, and thus the total phase shift angle between v gs1 and i Ls is (0.25+D)T s (see Fig. 9(a) ). The generated phase-shift PWM v gs1 and v gs2 are then used to drive the circuit into regulating the DC output voltage. 
D. Small-Signal Model and Feedback Control
The output capacitor Co is operating as an energy buffer. The transmitted real power P(D) is delivered to the load with buffering of the capacitor Co described as
To manipulate Eq. (29), the small-signal models of the output voltage and current can be obtained. The corresponding feedback control loops are designed accordingly.
(i) Dynamics of Output Current
The control variable is the output current io. By substituting Eq. 
(ii) Dynamics of Output Voltage
Similarly, the differential equation of the output voltage can be derived as
By linearizing (29) with consideration to the small-signal AC perturbation of D, the small-signal model of the output voltage is obtained as
The Bode plots of the transfer function and the numerical simulation results are depicted in Fig. 11 . The simulation results are very close to the theoretical (calculated) ones, except for those points at the high-frequency range.
(a) Bode magnitude plot (b) Bode phase plot Fig. 11 . Bode plots of the output voltage to the phase-shift ratio transfer function.
(iii) DC Output Regulation
To achieve good output regulation, the PI compensator, as shown in Fig. 12 , is used. To avoid integral overflow, an antiwindup loop is added to the PI compensator. For output current regulation, the corresponding values of k pc and kic of the PI compensator are designed as
where fcc is the desired crossover frequency, RLnominal is the nominal equivalent resistance of the nominal load, and D is the nominal phase-shift ratio. For output voltage regulation, the corresponding values of k pv and kiv of the PI compensator are designed as
The control algorithm is implemented using a digital controller. Thus, S domain parameters of the PI compensator are converted to Z domain parameters using the Tustin Z transform before implementation. IV. EXPERIMENTAL RESULTS A 200 kHz switching frequency WPT receiver prototype is built. The nominal output voltage is 12 V, the maximum output current is 2 A and the power is 24 W. The parameters and the components of the prototype are shown in Table II . A picture of the experimental setup and the prototype is shown in Fig. 13 . Fig. 13 . Experimental setup and the prototype.
A. Steady-State Performance
The key waveforms of the receiver in steady state are shown in Fig. 14 Fig. 15 . FFT and THD analysis of the AC voltage waveform and current waveform. Fig. 15 shows the Fast Fourier Transformation (FFT) and THD analysis of the waveform of vAC and waveform of iLs. The THD of vAC is 7.16%. The even-order harmonic components are eliminated. The third harmonic component, which has the highest amplitude among all harmonic components, is attenuated by 23.9 dB as compared to the fundamental component. Owing to the much-reduced distortion of the voltage waveform, the waveform of resonant current i Ls possesses a THD of only 1.74%. The high-order harmonic components in the spectrum are almost eliminated. Fig. 16 shows the ZVS operation of the switches of the receiver. As shown in Fig. 16(a) , the voltage waveform of switch S1 increases after the gate driving signal turns off, resulting in ZVS turn off. On the other hand, the voltage waveform drops to zero before v gs turns on, leading to ZVS turn on. Similarly, the waveforms in Fig. 16 (b) validate the ZVS turn on and turn off operations of switch S2. Thus, there is virtually no switching loss on the rectifier. Fig. 16 . ZVS turn on and off operation of the switches. Fig. 17 shows the currents of the coupled inductor. The peakto-peak value of the coupled inductor currents under operation is around 6.4 A while that of the resonant current iLs is around 0.8 A. The reactive circulating current facilitates the relatively constant waveform of v AC , v Cf1 and v Cf2 . The differential architecture significantly reduces the peak-to-peak current ripples to 0.8 A, which is around 40% of the maximum output current. The continuous current flow of i LM with small ripple reduces the required capacitance needed on the output capacitor. Fig. 17 . Current of the coupled inductor. Fig. 18 shows the measured efficiency of the receiver system. Without on-off keying control, a maximum efficiency of 90.2% is achieved at full load. The efficiency drops as the load power decreased. At light-load operation, the phase-shift ratio is relatively small. Consequently, the AC voltage and current waveforms are out of phase, which causes significant reactive power to be generated, thereby lowering efficiency.
To increase the efficiency at light load, the on-off keying control on the transmitter is used [19] . With on-off keying control, the full-load efficiency remains at 90% while the lightload efficiency increases by around 15%. The on-off keying control reduces the amplitude of the AC current, which leads to a relatively large phase-shift ratio. Hence, the reactive power is reduced, lowering the generated conduction loss and resulting in higher efficiency at light load operation. Fig. 18 . Efficiency of the receiver system.
The measured output voltage of the rectifier for different load power and coil's distance under output voltage regulation is shown in Fig. 19 . The reference voltage is 12 V. The maximum steady-state voltage regulation error is 0.1 V, which is around 0.84% of the reference voltage as the power varies from 20% load power to full power. The maximum voltage regulation error is 0.1 V (0.84% of the reference voltage) as the distance between the coil increases from 9 cm to 17 cm. Fig. 19 . Output voltage of rectifier versus nominal power and coils' distance under output voltage regulation. Fig. 20 shows respectively the measurement results of the output current of the rectifier against the load resistance and the coils' distance under output current regulation. The reference current is 1 A. The maximum steady-state current regulation error is 0.04 A (0.4% of the reference current). The maximum current regulation error is 0.06 A (0.6% of the reference current) as the distance varies from 9 cm to 17 cm. The results validate that the WPT rectifier system is well-regulated by the proposed feedback voltage and current control schemes. With the current step changing from 0 A to 2 A, the output voltage has a 1 V dip (8.3% of the reference output voltage). With the current step changing from 2 A to 0 A, the resulting overshoot is also 1 V. The output voltage took approximately 80 ms to return to steady-state value after each step-current change. Fig. 22 A comparison of the proposed system with existing WPT receivers on different aspects is provided in Table I . As illustrated, the two-stage solution [6] is less efficient as compared to the single-stage solutions, including the proposed one, [8] , and [12] . The elimination of the post regulator further simplifies the architecture of the receiver system and has the potential to enhance efficiency. The proposed solution, as a single-stage solution, can achieve the lowest THD and largest output current capability amid the solutions. As compared with active class D rectifier solution [8] , the proposed solution features continuous output current, constant regulation frequency and low THD, which can ease the design of filters and reduce output capacitance. As compared with active class E rectifier solution [12] , the proposed solution characterizes slightly lower voltage stress and THD, which can ease of design. Additionally, the proposed solution presents highest output current capability, which shows the potential for future medium power WPT systems.
V. CONCLUSIONS In this paper, a single-stage regulated resonant WPT receiver system with low input harmonic distortion, is presented. The receiver is based on the differential resonant rectifier topology and adopts the phase-shift control. An experimental prototype of the system has been constructed and tested for validation. Experimental results verify that low input harmonic distortion and accurate out voltage/current regulation of the receiver is achievable. The results also verify that satisfactory dynamic responses of the output voltage (under output voltage regulation) and output current (under output current regulation) can be achieved. The proposed receiver circuit seems promising as a potential solution for simple, compact and reliable WPT battery charging.
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